Dahlia is a programming language for generating FPGA designs. It uses affine types to reason about memory use and drastically reduces the parameter space of architecural parameters while accepting Pareto-optimal designs. Try out the examples here and Read more »

Explanation