High-level Synthesis using the Julia Language

Benjamin Biggs
Imperial College London
UK

Eric C. Kerrigan
Imperial College London
UK

Ian McInerney
The University of Manchester
UK

George A. Constantinides
Imperial College London
UK

ABSTRACT
The growing proliferation of FPGAs and High-level Synthesis (HLS) tools has led to a large interest in designing hardware accelerators for complex operations and algorithms. However, existing HLS toolflows typically require a significant amount of user knowledge or training to be effective in both industrial and research applications. In this paper, we propose using the Julia language as the basis for an HLS tool. The Julia HLS tool aims to decrease the barrier to entry for hardware acceleration by taking advantage of the readability of the Julia language and by allowing the use of the existing large library of standard mathematical functions written in Julia. We present a prototype Julia HLS tool, written in Julia, that transforms Julia code to VHDL. We highlight how features of Julia and its compiler simplified the creation of this tool, and we discuss potential directions for future work.

KEYWORDS
FPGA, high-level synthesis (HLS), Julia language

1 INTRODUCTION
There is a growing need for high throughput, low latency, and energy efficient compute platforms, such as Field Programmable Gate Arrays (FPGAs), by a wide selection of tasks, including machine learning and real-time control. These platforms often have a high barrier to entry for software developers and researchers who are unfamiliar with digital hardware development, creating what is known as the “two-language” problem. The “two-language” problem presents the typical hardware accelerator development workflow as first having a researcher develop and prototype the what is known as the “two-language” problem. The “two-language” who are unfamiliar with digital hardware development, creating

2 ADVANTAGES OF THE JULIA LANGUAGE
Julia was developed as a language for scientific computing that sought to provide both ease of programming and performant low-level machine code. The Julia ecosystem contains many mathematical packages, and unlike other higher-level languages, many of these packages are written in pure Julia instead of being a thin wrapper over an underlying C/C++ library. This means a Julia HLS toolflow could recurse into the packages and generate hardware for them using the HLS compiler instead of having to provide and substitute in hand-written function blocks.

The Julia compiler is also mainly written in Julia, and provides several places to hook into the compilation flow to modify/observe the compilation. This means that an HLS toolflow for Julia that is written in Julia can benefit by reusing existing compiler stages and optimisation passes used for the CPU compiler. This also allows for more easier CPU simulation of the desired algorithm, since the initial stages of the compiler flow can be shared between the CPU and HLS tools. Three other design features of Julia that provide benefits for an HLS toolflow are built-in data-flow type inference, multiple dispatch for method specialisation, and extensive metaprogramming features.

2.1 Data-flow type inference
In Julia, explicit type declarations of variables are not required for the code to successfully run because Julia executes a data-flow type inference pass in its compiler to infer these types. The type inference pass tries to produce “type-stable” code, where all the types in the code are known explicitly at compile time, by combining any known type information on a variable alongside a type lattice to propagate
Figure 1: Overview of the Julia compiler & HLS flow.

types to every variable. An HLS toolflow can then utilize the typed Intermediate Representation (IR) after the type inference compiler pass when generating the hardware.

2.2 Multiple dispatch

Julia utilizes multiple dispatch, where the compiler and/or run-time environment examines the types of all function inputs, and then chooses a version of the function that has been written for the specified input types. Using multiple dispatch allows the creation of more efficient and readable code by allowing developers to write functions that contain the generic operations, while also providing functions optimised for the provided input types. Multiple dispatch can also be used for built-in operators, like “+”, allowing the HLS toolflow to provide FPGA-specific methods for the basic operators that can be automatically chosen by the Julia compiler when using the HLS toolflow, eliminating the need to modify the actual application source code to reference the HLS-specific basic operators instead of the normal CPU operators.

2.3 Meta-programming

Julia has an extensive metaprogramming capability provided in the language, allowing Julia code to modify and transform other Julia code before it is compiled. This is accomplished by writing Julia macros, which can be attached to variables, functions and control flow statements. Macros have direct access to the Abstract Syntax Tree (AST) for the associated code blocks and are evaluated before the lowered IR is generated. The Julia AST includes information such as function calls, loops and conditional statements, allowing the macros to operate directly on the control flow operators. HLS analysis and optimization passes can be implemented using Julia macros to modify the AST and interact with the control flow directly, instead of having to infer the original control flow from the LLVM basic blocks and phi-nodes.

3 TRANSFORMING JULIA INTO HARDWARE

The Julia HLS toolflow takes a subset of the Julia source code and transforms it into synthesizable HDL that can be tested in simulation. The flow is contained inside two Julia packages, SSATools.jl and DynamicScheduling.jl, that convert the Julia code into a Control Data-Flow Graph (CDFG) made from elastic components detailed in the Dynamatics tool [7] which then generates VHDL for synthesis with Vivado HLS, as shown in Figure 1.

3.1 Initial Experiments

The dynamic scheduling in Dynamatics formed the baseline for the initial results of the toolflow. The testcases used were chosen to test simple programmatic constructs like conditional statements and looping as well as the decomposition of mathematical functions by the Julia compiler.

<table>
<thead>
<tr>
<th>Program</th>
<th>Basic Blocks</th>
<th>Components</th>
</tr>
</thead>
<tbody>
<tr>
<td>if_else</td>
<td>Julia 5</td>
<td>C++ 3</td>
</tr>
<tr>
<td>power</td>
<td>Julia 4</td>
<td>C++ 4</td>
</tr>
<tr>
<td>newton_raphson</td>
<td>Julia 10</td>
<td>C++ 6</td>
</tr>
</tbody>
</table>

Table 1: Synthesis results for the Julia HLS toolflow.

The first testcase was an if_else conditional with three return statements based on the computation of the two input variables. This was chosen to test the processing of branching in the SSATools construction of the CDFG. Another testcase was a loop implementation of the power function, where the first input is raised to the power of the second through repeated multiplication in a while loop. The Julia compiler decomposes the loop into several basic blocks as part of the typed IR, and the CDFG generation determines the dependencies of the variables within those blocks. The final testcase implemented the Newton-Raphson method for determining the roots of a simple polynomial. This combined mathematical operations, conditionals and looping to fully explore the current version of the toolflow.

The results of these testcases are outlined in Table 1, and are compared to the Dynamatics baseline for the same testcases implemented in C++. The number of components directly corresponds to FPGA resource usage, since the programs are dynamically scheduled.

4 EVALUATION AND FUTURE WORK

The difference in resources between the Julia HLS toolflow and Dynamatics is due to the number of basic blocks generated for the IR. The Dynamatics flow initially had more basic blocks in the LLVM IR in each case, but the LLVM optimization passes consolidated blocks together. Equivalent versions of these passes should be created for the Julia flow. The main limitation of the current toolflow is the lack of data memory integration. Adding memory support requires the extraction of additional information from the typed IR, as well as component support for handling memory accesses on the FPGA. Additionally, static scheduling for the operations should be implemented to allow for more resource-efficient designs. Finally, Julia is designed to be an open-source language, so the HDL output of our tool should be usable in open-source tools like Yosys [11] as well as closed-source tools like Vivado. Any IP cores required should be generated using FloPoCo [3] or other open-source HDL libraries.

5 CONCLUSION

The aim of this work was to detail the key features of the Julia language that make it a powerful and adaptable language for the generation of custom hardware designs for FPGAs. The higher-level nature of the language makes complex mathematical functions and algorithms easier to represent while also generating optimal low-level machine code. We have discussed several of the benefits the language provides, and showed our first attempt at designing a Julia-based toolflow that is able to translate a subset of the Julia language’s typed IR into a CDFG for VHDL code generation. This work forms the basis for an array of future work, including the implementation of memory support and alternative scheduling methods.
REFERENCES


